Abstract -This work presents the asynchronous sequential symbol synchronizers based on pulse comparison by positive transitions at half bit rate. Their performance will be compared with the reference asynchronous symbol synchronizers based on pulse comparison by both transitions at bit rate.
I. INTRODUCTION
This work studies the asynchronous sequential symbol synchronizer based on pulse comparison operating by positive transitions at half bit rate (ap/2). Their jitter is compared with the reference asynchronous synchronizers operating by both transitions at bit rate (ab) [1, 2] .
For both, reference and proposed variant, we consider the versions manual (m) and automatic (a) [3, 4, 5, 6, 7] .
The difference between the reference and proposed synchronizer is in the symbol phase comparator since the others blocks are similar. The phase comparator compares the input variable pulse duration Pv with the intern reference fixed pulse duration Pf and the error pulse Pe synchronizes the VCO (Voltage Controlled Oscillator) [8, 9] .
The synchronizer regenerates the data, recovering a clock (VCO) that samples and retimes the data [10, 11, 12, 13] . Fig.1 shows the blocks of the general symbol synchronizer.
Fig.1 Synchronizer based on pulse comparison
Kf is the phase comparator gain, F(s) is the loop filter, Ko is the VCO gain and Ka is the loop amplification factor that controls the root locus and then the loop characteristics.
In priori and actual-art state was developed various synchronizers, now is necessary to know their performance.
The motivation of this work is to create new synchronizers and to evaluate their performance with noise. This contribution increases the knowledge about synchronizers.
1'2 UA-UBI Following, we present the reference variant, asynchronous sequential symbol synchronizers based on pulse comparison by both transitions at bit rate, with versions manual (ab-m) and automatic (ab-a). Next, we present the proposed variant, asynchronous sequential symbol synchronizer based on pulse comparison by positive transitions at half bit rate, with versions manual (ap-m/2) and automatic (ap-a/2).
After, we present the design and tests. Then, we present the results. Finally, we present the conclusions.
II. REFERENCE BY BOTH AT RATE
The normal reference, asynchronous sequential symbol synchronizers based on pulse comparison operating by both transitions at bit rate has two versions which are the manual (ab-m) and the automatic (ab-a) [1, 2] .
The versions difference is in the phase comparator, the variable pulse Pv is common but the fixed Pf is different.
A. Reference by both at rate manual (ab-m)
The block Pv, shown below, produces a variable pulse Pv between the input bits and VCO. The manual adjustment delay with Exor produces a manual fixed pulse Pf (Fig.2 ). The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to synchronize the input. The block Pv is an asynchronous circuit (Fig.3 ). The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.
B. Reference by both at rate automatic (ab-a)
The block Pv, common with anterior, produces the variable pulse Pv between input and VCO. The block Pf, shown below, produces the comparison fixed pulse Pf (Fig.5) . The comparison between the pulses Pv and Pf provides the error pulse Pe that forces the VCO to follow the input. The block Pf is an asynchronous circuit (Fig.6 ). The error pulse Pe don't disappear, but the variable area Pv is equal to the fixed Pf at the equilibrium point.
III. PROPOSED BY POSITIVE AT HALF RATE
The new proposed, asynchronous sequential symbol synchronizers based on pulse comparison operating by positive transitions at half bit rate has also two versions namely the manual (ap-m/2) and the automatic (ap-a/2) [3, 4] .
A. Proposed by positive half rate manual (ap-m/2)
The block Pv produces the variable pulse Pv between input transitions and VCO. The manual adjustment delay T/2 with AND produces a fixed pulse Pf (Fig.8) . The comparison between pulses Pvp and Pfp provides the error pulse Pe that forces the VCO to synchronize the input. The block Pvp is an asynchronous circuit (Fig.9) . Fig.9 Intern aspect of the block Pvp Fig.10 shows the waveforms of the proposed manual (equal to the corresponding synchronous version) [3] . The error pulse Pe diminishes during the synchronization time and disappear at the equilibrium point.
B. Proposed by positive half rate automatic(ap-a/2)
The block Pvp, common, produces the variable pulse Pvp between input and VCO. The block Pfp, shown below, produces the comparison fixed pulse Pfp (Fig.11) . The comparison between the pulses Pvp and Pfp provides the error pulse Pe that forces the VCO to follow the input. The block Pfp is an asynchronous circuit (Fig.12) . Fig.12 Intern aspect of the block Pfp Fig.13 shows the waveforms of the proposed automatic (equal to the corresponding synchronous version) [3] . The error pulse Pe don't disappear, but the variable area Pv is equal to the fixed Pf at the equilibrium point.
IV. DESIGN, TESTS AND RESULTS
We present the design, tests and results of the various synchronizers [5] .
A. Design
To have guaranteed results, is necessary to dimension all the synchronizers with equal conditions. Then, the loop gain Kl=KdKo=KaKfKo must be equal in all the synchronizers. The phase detector gain Kf and the VCO gain Ko are fixed. Then, the loop gain amplification Ka controls the root locus and consequently the loop characteristics.
For analysis facilities, we use normalized values for the transmission rate tx=1baud, clock frequency fCK=1Hz, extern noise bandwidth Bn=5Hz and loop noise bandwidth Bl=0.02Hz. Then, we apply a signal power Ps= A 
the loop noise bandwidth is .σn 2 (8) For the others PLLs, the jitter formula is more complicated.
-2 nd order loop: Is not used here, but provides similar results.
B. Tests
We used the following setup to test synchronizers (Fig.14) Fig.14 Block diagram of the test setup
The receiver recovered clock with jitter is compared with the emitter original clock, the difference is the jitter.
C. Results
We present the results in terms of output jitter UIRMS versus input SNR. Fig.15 shows the jitter -SNR curves of the four synchronizers which are the both rate manual (ab-m), the both rate automatic (ab-a), the positive half rate manual (apm/2) and the positive half rate automatic (ap-a/2). We observe that, in general, the output jitter UIRMS decreases gradually with the input SNR increasing.
We verify that, for high SNR, the four jitter curves tend to be similar. However, for low SNR, the variant asynchronous both at rate manual (ab-m) and automatic (ab-a) are better than the variant asynchronous positive at half rate manual (ap-m/2) and automatic (ap-a/2).
V. CONCLUSIONS
We studied four synchronizers involving the reference variant asynchronous by both transitions at rate with versions manual (ab-m) and automatic (ab-a) and the proposed variant asynchronous by positive transitions at half rate with versions manual (ap-m/2) and automatic (ap-a/2). Then, we tested and compared their jitter -SNR curves.
We observed that, in general, the output UIRMS jitter curves decrease gradually with the input SNR increasing.
We verified that, for high SNR, the four synchronizers jitter curves tend to be similar, this is comprehensible since all the synchronizers are digital, with equal noise margin. However, for low SNR, the variant asynchronous by both at rate with their versions manual (ab-m) and automatic (ab-a) are better than the variant asynchronous by positive at half rate with their versions manual (ap-m/2) and automatic (ap-a/2), this is comprehensible because the variant by both transitions at rate has less states than the variant by positive transitions at half rate and then, in the 1st case, the time to pass from the error state to the correct state is lesser.
In the future, we are planning to extend the present study to other types of synchronizers.
